

REMARKS

Claims 1-11 are pending. By this Amendment, claims 1-11 are amended, a substitute specification (with a handmarked copy) is submitted, and drawing changes are submitted as annotated sheets.

The drawings are objected to due to errors in Figs. 1 and 2. The drawings are corrected to address the Examiner's objections, stated in Section 1 of the Office Action, and to make other minor corrections. Figs. 1, 2, 4, 5 and 6 are submitted herewith as annotated sheets showing the corrections. Substitute sheets will be submitted upon approval of the corrections.

In the Office Action, the specification is objected to under 35 USC §112, first paragraph, due to grammatical inconsistencies. Applicants have carefully reviewed the specification and revised it to conform to U.S. English usage. Due to the extent of the changes, a substitute specification has been prepared to address the Examiner's objections and to clearly describe the present invention. The substitute specification includes no new matter and its submission is in compliance with the USPTO requirements stated in the MPEP §608.01. A copy showing the handmarked changes is also attached. The subject matter shown in the revised specification is fully supported by the original specification and would be readily recognized as inherent by one of ordinary skill in the art.

Claims 1-11 are objected to due to various informalities detailed in the Office Action. By this amendment, the claims are amended to eliminate and correct any informalities and to correspond to the language in the revised specification. It is requested that the objection be withdrawn.


Claims 1-11 are rejected under 35 USC §112, second paragraph, as being indefinite due to inconsistencies and ambiguities in the claim language and lack of antecedent bases. It is believed that the revision of the claims to conform to U.S.

English usage resolves all of the issues raised in this rejection, and that this invention is now clearly claimed. It is requested that the rejection be withdrawn.

All objections and rejections having been addressed, it is respectfully submitted that the present application is in a condition for allowance, and a Notice to that effect is earnestly solicited. Should further issues require resolution prior to allowance, the Examiner is requested to telephone the undersigned. The Commissioner is authorized to charge any fees or credit any overpayment applicable to this filing to Deposit Account 03-3975, control number 082118/0274477. A Fee Transmittal sheet is submitted in duplicate for that purpose.

Respectfully submitted,

PILLSBURY WINTHROP LLP

By: 

Caroline D. Dennison

Reg. No. 34,494

Tel. No.: 703.905.2047

Fax No.: 703.905.2500

CDD/QCH:ml

P.O. Box 10500
McLean, VA 22102
Tel. No.: 703.905.2000

METHOD FOR COMPRESSING OUTPUT DATA AND A PACKET COMMAND DRIVING
TYPE MEMORY DEVICE

BACKGROUND OF THE INVENTION

5

Field of the Invention

The present invention relates to a packet command driving type
memory device, particularly, to a method for compressing output
10 data that can reduce a test time and ^{determine} discriminate exactly ^{an exact} position which ^{is produced} a fail ^{is produced} and a memory device having
a pre-fetched data output structure.

Description of the Related Art

15

In a prior packet command driving type memory device, e.g., a
memory device such as a RAMBUS DRAM, a data pass structure is
^{depicted} drawn in Fig 1, Fig.2 ^{shows} is a detail ^{of} drawing relating to a part (a
dot line part) of Fig.1, ^{with data} is a drawing showing a pass through
20 which data from a core cell region 10 to an output pad DQ are
outputted. ^{operation} When writing data, ^{single individual} one bit data are transferred to an interface
part 40 respectively, and data are packed ^{into} by 8-bits ^{packets, each of which is packed} during 4
clock cycles ^{to with} in a negative edge and a positive edge of each ^{i.e.,} clock ^{bits (0, 2, 4, 6)}
25 ^{cycle} per each data pad (DQA0- DQA7, DQB0- DQB7). Even number
data of 8-bits data packeted during 4 clock cycles, for example,
are transferred to a data input/output part ³⁰ via an interface
part 40 in an ascending edge of a clock signal tclk, ^{bits i.e., 1, 3, 5, 7} odd number
data, for example, are transferred to the data input/output
30 part 30 via the interface part 40 in ^{at a} an ascending edge of a clock
signal tclk. ^{de}

The 8-bits data transferred via the interface part 40 are
transformed to parallel data of 8 bits WD<0:7> through a data
input shift part (not ^{shown} drawn in a drawing) of the data input/
35 output part 30, and transferred to the core cell region 10 via

a column control part 20, and written in a packet form.

~~On one hand, when reading data, on the contrary,~~ 8-bits data ^{packet}

~~RD<0:7>~~ read from the core cell region 10 in a packet form, are

transferred to the data input/output part 30 via a column

control part 20, the data input/output part 30 transforms it

to series data via shift registers 31-34, a multiplexer and

drivers 41-44 of the interface part 40 transfer even number data

eread<0, 2, 4, 6> in an ascending edge of a clock signal tclk, and

odd number data odd<1, 3, 5, 7> in a descending edge of a clock

signal tclk, to a data pad. Accordingly, 8 bits series data are

transferred in a packet form via respective data pads (DQA0- DQA7,

DQB0- DQB7) during 4 clock cycles.

A prior memory device having a data pass structure as described

above prefetched data by 8 bits from the core cell region 10, and then

outputted data in accordance with an ascending edge and the

falling edge of a clock signal via a shift register of the data

input/output part 30.

However, a prior memory device having a data pass structure as

described above checked out an output of every output data pad

of a memory device and discriminated a fail of a device in a

DA test mode, as a data output pass is separated every respective

output data pin, Therefore, there was a problem that an

efficiency falls when it is a test for mass-producing numerous

devices. That is, if the number of pins allocated for outputting data of

a tester is N, when the number of data output pads of a device

is 16, it was possible to test N/16 devices simultaneously at

a time.

Also, a prior memory device compared the data read from the core

cell region via a read data comparing part, and discriminated

whether a fail of a memory device is produced or not, thereby

outputted the result (Error out) via an output terminal SIO1 of

one error. However, a prior memory device could discriminate

whether a fail is produced by comparing the read data, but there

was a improper problem in a wafer level test, that one can't

determine in the know where of a core cell region 10 a fail ^{the} was produced, hence one has to seek a repair cell. ^{will} occurred

5 SUMMARY OF THE INVENTION

The present invention is ⁵ ~~invented to solve~~ the problem of the prior art. It is an object of the present invention to provide a method for compressing output data which can reduce a testing time and a packet command driving type memory device with a pre-fetched data output structure.

It is another object of the present invention to provide a method for compressing output data which can ^{captures} grasp an address ^{in a cell region} where a fail was ^{we has occurred} produced when a fail is produced in a memory device and a packet command driving type memory device with a pre-fetched data output structure.

It is another object of the present invention to provide a packet command driving type memory device which can output data selectively ^{during} in the time of a normal operation and a DA mode test ^{through} by adding a circuit that can ^{select appropriate type} discriminate a kind of data to a front stage of a shift register of a data input/output part.

To achieve the object of the present invention, a method for compressing output data of this invention is characterized to write ^a first data of a ^{with} certain bits in a corresponding address

25 of core cell regions, read the first data of a ^{single} certain bit ^{as read data} written in the address, compare the ^{first data} written data and the read data by dividing it to an upper ^{both the data into} certain bits and a lower ^{portion with a} certain bits, generate compressed data of 1 bit ^{portion of remaining 4 of} with an information ^{for each portion} indicating about whether a fail ^{we} exists. ^{a single} according to the present

30 Also, a method for compressing output data of this invention comprises a step for reading data from a core cell region and prefetching ^{the data of a} it to a first certain bits in a normal mode; a step for writing first data of certain bits in a corresponding address of the core cell region in a test mode; a step for reading the 35 first data of certain bits written in the address of the core

the first data
and the read data into

- cell region and prefetching it; a step for comparing the written data of certain bit, and the read data of certain bit, by dividing them into data of an upper certain bit, and data of a lower certain bit; a step for compressing a first error signal of certain bit to 1-bit data with an information about whether a fail is occurred according to a comparing result and generating it; a step for selecting first data of certain bit, prefetched in a normal mode or the first error signal of certain bit in a test mode according to a control signal; a step for shifting selected data of certain bit in an ascending edge and a descending edge of a clock signal and outputting them serially via a number of output pads in a normal mode; a step for shifting selected data of certain bit in an ascending edge and a descending edge of a clock signal and outputting them serially via corresponding one of a number of output pads in a test mode.
- 15 According to one exemplary embodiment, whether a failure has occurred in the memory region where the 4-bit data is stored and read, the first prefetched data of certain bit of the written, and read data are 8-bits data, the 8-bits data are divided to upper 4 bits data or lower 4 bits data and compressed to 1 bit data with a fail information when it is a test mode.
- 20 Also, a packet command driving type memory device of this invention comprises a read data comparing part for receiving and comparing first data of certain bit, read from a core cell region and generating compressed data; a data input/output part for shifting the data compressed via the read data comparing part or the data read from the core cell region, and transforming it to series data according to a clock signal; an interface part for outputting the data read from the data input/output part according to the clock signal serially in a packet form via an output pad.
- 30 The read data comparing part comprises a number of comparators for receiving and comparing upper or lower 4-bits data of a prefetched 8-bits data according to a control signal and generating 1-bit compressed data with a fail information exists, respectively; a selecting means for selecting the prefetched 8-bits data in a normal mode, and the compressed 8-bits data
- 35

Corresponding single bits at
the written data and the read
data first

~~one of a plurality of~~
~~from a corresponding fourth comparator of the numbers of~~
~~comparators in a test mode according to the control signal.~~

The ~~respective~~ comparator comprises a ~~first to a fourth~~ ^{plurality of} comparing means for receiving the ~~written 4 bits data~~ ^{or written first 4 bits of} and the

5 read ~~4 bits data~~ and comparing them ~~by 1 bit~~ and generating a first to a fourth comparing signals according to the control signal; a generating means for receiving the first to the fourth comparing signal generated ~~from~~ ^{by} the first to the fourth comparing means and generating ~~1-bit compressed data with an~~ ^{indicating}

10 ~~information about whether a failure~~ ^{ure} has occurred.

The ~~first to the fourth~~ comparing means comprises a first NAND GATE for receiving corresponding 1-bit signal of the ~~written~~ ^{4-bit} first

~~4 bits data~~ and the control signal respectively; a second NAND GATE for receiving corresponding 1-bit signal of the ~~read 4 bits~~ ^{4-bit}

15 data and the control signal; a third NAND GATE for receiving outputs of the first and the second NAND GATE; a first and a second NMOS Transistor having gates and drains receiving the outputs of the first and the second NAND GATE; a first and a second PMOS Transistor connected in series between a power
20 voltage and a source of the first and the second NMOS Transistor, having gates receiving the outputs of the first and the second NAND GATE; a third PMOS Transistor having a gate receiving an output of the third NAND GATE and a source receiving a power
25 voltage and drains connected between sources of the first and the second NMOS Transistor and drains of the first and the second PMOS Transistor; generates the first to the fourth comparing signal respectively via sources of the first and the second NMOS Transistor connected commonly and drains of the first to the third PMOS Transistor.

30 The generating means comprises a fourth NAND GATE for receiving the first to the fourth comparing signals generated ~~from~~ ^{by} the first to the fourth comparing means and generating ~~1-bit compressed data with a failure information.~~ ^{indicating whether a failure has occurred.}

~~Also~~ The present invention comprises a ~~number~~ ^{plurality} of comparators, each
35 for receiving and comparing ~~8 bits~~ data read from the core cell

With corresponding ~~data~~ ^{data} written previously to the core cell region

region and generating ^{an} ~~4-bits~~ ^{an} compressed data, receiving and comparing ^{an} upper or lower ~~4-bits~~ ^{an} data of ~~8-bits~~ ^{an} prefetched data according to the control signal and generating ^a 1-bit compressed data ^{indicating whether a failure exists} with a fail information respectively; a selecting means for selecting the 8-bits prefetched data in a normal mode, and the compressed 8-bits data from ~~a corresponding fourth comparator of the numbers of comparators~~ ^{one of the plurality of} in a test mode according to the control signal.

A packet command driving type memory device of ~~this invention~~ ^{according to the present} comprises a read data comparing part having a ^{plurality} ~~number~~ of comparators ^{each} for receiving and comparing ^{an} upper or lower 4 bits data of ~~8-bits~~ ^{an} prefetched data according to the control signal and generating ^a 2-bits ~~comparing~~ ^{an} signal, a selecting means for selecting the 8-bits prefetched data in a normal mode and the compressed 8-bits data from ~~a corresponding fourth comparator of the numbers of comparators~~ ^{one of the plurality of} in a test mode according to the control signal; a data input/output part for shifting the ^{selected} ~~data compressed via the read data comparing part or the data read from the core cell region~~ ^{the selected data into} and transforming it ~~to series data~~ ^{to series data} according to a clock signal; an interface part for outputting the ~~data read from the data input/output part~~ ^{the data read from the data input/output part} according to the clock signal serially via an output pad.

~~at even-bit part and the odd-bit part~~

~~An even-bit part and an odd-bit part~~

BRIEF DESCRIPTION OF THE INVENTION

Fig.1 shows a data pass structure in a packet command driving type memory device of the prior art.

Fig.2 shows a data pass between an interface part and a data input/output part in a packet command driving type memory device of Fig.1 in detail.

Fig.3 shows a data pass structure between a read data comparing part and an interface part and a data input/output part in a packet command driving type memory device ~~having a read data comparing part~~ according to an embodiment of the present

invention.

Fig. 4 shows a data pass between a read data comparing part and an interface part and a data input/output part in a packet command driving type memory device of Fig. 3 in detail.

Fig. 5 shows each data output shift part in a data input/output part of Fig. 4 in detail.

Fig. 6 shows each comparator in a read data comparing part of Fig. 4 in detail.

Fig. 7A to Fig. 7H show operation waveforms in a case that a packet command driving type memory device of this invention performs DA mode.

when / according to the present invention operates in a DA mode test according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, a preferred embodiment of the present invention will be explained in more detail with reference to the accompanying drawings.

Fig 3 shows a data pass structure between a read data comparing part, and an interface part, and a data input/output part in a packet command driving type memory device having a read data comparing part according to an embodiment of the present invention. A data pass of a packet command driving type memory device according to an embodiment of the present invention has comprise a structure that a core cell region 100, a column control part 200, a data input/output part 300, an interface part 400, a plurality data pad (DQA or DQB) and a read data comparing part 500 for that outputting data read in a normal mode or compressed data having indicating a fail information when it is a DA mode test are arranged between the column control part 200 and the data input/output part 300.

Fig. 4 shows B part (a dot line part) in a data pass structure of Fig. 3 in detail, is a drawing that shows a pass that data from the core cell region 100 to an output pad (DQ) are outputted selectively via the read data comparing part 500 when it is a

can be selectively outputted via the read data comparing part 500 to an output pad (DQ) when during a normal operation or a DA mode test.

~~normal operation or a DA mode test.~~

Referring to Fig 4, in a memory device according to an embodiment of the present invention, the read data comparing part 500 comprises a number of comparators 501-508 for receiving 8 bits data RD<0:7> read from the core cell region 100 according to a control signal(S_DATEST) when it is a DA mode test, compressing upper 4-bits data RD<0:3> and lower 4-bits data RD<4:7> and generating 1-bit data error<0> ^{0 ≤ i ≤ 7} ~~error<7>~~ ^{indicating} having an information about whether a fail ^{is} ~~is~~ ^{error} ~~is~~ ^{is} multiplexers 509-512 for selecting the 8-bits data RD<0:7> read from the core cell region 100 when it is a normal mode ~~or data error<0:7> compressed~~ ^{generate} ~~by~~ from the comparators 501-508 when it is a DA mode test according to the control signal(S_DATEST).

Hereinafter, a data pass operation of a memory device of this invention having the above-mentioned structure will be explained in more detail.

First of all, a control signal(S_DATEST) in a low state is inputted from the outside when it is a normal mode and thereby the comparators 501-508 are disabled, the multiplexers 509-512 select the 8-bits data RD<0:7> read from the core cell region 100 being inputted to a first input terminal IO, according to the control signal(S_DATEST). ^{of the} ~~data New RD<0:7> being~~ ^{input} ~~outputted~~ ⁵⁰⁹ from the multiplexers 509-512 are transformed to ~~series data~~ ^{multiplexers} via shift registers 301-304 of the data input/output part 300. ⁵⁰⁹⁻⁵¹²

~~At this time, Referring to Fig. 5 that shows~~ ^{bit} respective shift registers 301-304 in detail, ~~even data New RD<0, 2, 4, 6> of the data New RD<0:7> being~~ ^{appe} transferred via the multiplexers 509-512 are shifted via shift registers 301-1, 302-1, 303-1, 304-1 for ~~even data~~ ^{even} according to a clock signal, ~~odd data New RD<1, 3, 5, 7> are shifted via shift registers 301-2, 302-2, 303-2, 304-2 for odd data.~~ ^{odd}

Data transformed in series via shift registers 301-304 of the data input/output part 300 are synchronized to a clock signal TestClkR via a ^{planning} ~~multiplexer~~ ^{etc.} and drivers 401-404 of the interface part 400 and outputted serially via respective output

an even-bit part as
an odd-bit part

pads (DQA0-DQA7 or DQB0-DQB7).

That is, by ^{since} ~~that~~ ^{bits} ~~even data being~~ ^{are} transferred via each shift register ^{bits} ~~for even number of the shift registers 301-304 are~~

transferred to a corresponding data pad ~~via the interface part~~

5 ~~400~~ in an ascending edge of the clock signal TestClkR, ^{at} ~~that odd data being~~ ^{and} transferred via a shift register ^{bits} ~~for odd are~~

~~transferred to a corresponding data pad via the interface part~~

~~400~~ in a descending edge of the clock signal TestClkR, 8-bits

series data are transferred serially in a packet form via

10 ~~respective output pads (DQA0-DQA7 or DQB0-DQB7) during 4~~ clocks. ^{cycles.}

On one hand, as the control signal (S_DATEST) ^{changes} ~~is~~ transited to a high state when it is a DA mode test and inputted to an enable terminal (EN) of data comparators 501-508, the data comparators

15 501-508 are enabled. The data comparators 501-508 receive 8-bits

data read and prefetched from the core cell region 100, ^{Each data comparator receives} ~~by 4 bits~~

and compress them via the ~~respective data comparators 501-508~~

and generate ^{es} ~~compressed 1-bit data~~ ^{s/a} ~~error<0>, error<1>~~ ^{between 0.51 & 7} ~~having~~ ^{each indicating}

~~an information about whether a fail is~~ ^{we} ~~has occurred.~~

20 ~~That is,~~ the comparators 501, 503, 505, 507 receive upper 4 bits

^{Specifically} ~~data RD<0:3> of 8-bits data read from the core cell region 100~~

respectively and ^{each each a} ~~generates 1-bit compressed data,~~ ^{namely} ~~error<0>, error<2>, error<4>, error<6>.~~

^{and} ~~the comparators 502, 504, 506,~~

508 receive lower 4 bits ^{of 8-bit data} ~~data RD<4:7> respectively and generates a~~

25 ^{1-bit} ~~1-bit compressed data, error<1>, error<3>, error<5>, error<7>.~~

~~As each comparing block of the read data comparing part 500 is~~ ^{are}

~~arranged in response to the respective shift registers 301-~~

~~304 of the data input/output part 300.~~ ^{With this configuration,}

~~respectively by 8-bits in response to adjacent 4 data pads are~~

30 ~~compared via adjacent 4 comparing blocks of the read data~~

~~comparing part 500 as drawn Fig 4, thereby data which are~~ ^{each comparator generates a}

~~compressed by 1-bit are generated. Accordingly, 8-bits data are~~ ^{1-bit}

~~transformed to series data via one corresponding shift register~~ ^{error co.}

301 of ~~4 adjacent shift registers 301-304 of the data input,~~ ^{comparing}

35 ~~output part 300.~~

A comparing block is defined to include ~~containing~~ 2 adjacent comparators (e.g.,

comparators 501 and 502, comparators 503 and 504, comparators 505 and 506, comparators 507 and 508); one for upper 4-bits and one for lower 4-bits.

and further connected
into serial data

Therefore, as 2 comparators of each comparing block of each read data-comparing part 500 receive 8-bits data and generate 2 bits of compressed data, ^{the received} respective 8-bits data corresponding to the adjacent 4 data pads are divided ^{into 2 an} to upper 4 bits or lower 4 bits, ^{each is} respectively, and compressed ^{into} to 1 bit data error $\langle 0:7 \rangle$ ^{in this manner,} via comparators 501, 502, 503, 504, 505, 506, 507, 508 of each comparing block and thereby 8-bits compressed data error $\langle 0:7 \rangle$ are generated. Accordingly, 32 bits of data being read are ^{therefore} respectively by 8 bits in response to the adjacent 4 data pads and compressed ^{into} to 8 bits compressed data error $\langle 0:7 \rangle$ and outputted ^{through} to a second input terminal I1 of a multiplexer ^{one of the multiplexers, e.g.} 509 arranged in a corresponding comparing block of respective comparing blocks of the read data-comparing part 500. The multiplexer 509 selects the data error $\langle 0:7 \rangle$ compressed via ^{by} the comparators 501-508 ^{during a DA mode test} according to the control signal (S_DATEST) ^{that is,} the data New RD $\langle 0:7 \rangle$ selected via the multiplexer 509 are ~~shifted~~ ^{selected} to parallel data via the shift register 301 ^{where the data is} transformed ^{into serial} to serial data via a multiplexer and ^{an even bit part & an odd bit part} driver of the interface part 400 and outputted via one ^a corresponding output pad DQB0 of adjacent ^{the} pads DQB0-DQB3. ^{In a preferred embodiment} At this time, as a second input terminal ^{I1} of multiplexers 510-512 is grounded and transfers data New RD $\langle 0:7 \rangle$ in a low state to shift registers 302-304 according to the control signal (S_DATEST), it doesn't affect to redundant 3 data pads DQ1-DQ3 of adjacent 4 data pads. Accordingly, whether a fail ^{we has occurred} is decided by using 8-bits data being outputted serially via an output pad DQB0 when it is a DA mode test. ^{e.g.} Fig. 5 shows one example of shift registers 301-304 of a data input/output part in a memory device having a prefetched data output structure according to the present invention in detail. ^{each of the} Shift registers 301-304 according to the present invention comprise a first shift register ^{e.g.} (301-1 ~~304-1~~) for even number data ^{bits} for shifting even data of 8-bits data New RD $\langle 0:7 \rangle$ being ^{at} inputted via multiplexers 509-512 in an ascending edge of a

So that these multiplexers only select RD $\langle 0:7 \rangle$ when S-DATEST is high. The selected data are by the multiplexers 510-512 are forwarded to shift registers 302-304 respectively, which are transformed into serial data via pads DQB1, DQB2, DQB3.

10

is forwarded to

can be either the selected error $\langle 0:7 \rangle$ or the read data RD $\langle 0:7 \rangle$.

see back

other shift registers 302-304 may be similarly constructed

So that these multiplexers ^{select only} select RD<0:7> when S-DATEST is low. ^{in a normal mode} The selected data by the multiplexers 510-512 are forwarded to shift registers 302-304 and multiplexers and drivers 402-404, which transform the selected data into serial data and output the serial data to the output pads DQB1, DQB2, ^{high} and DQB3.

That is, when S-DATEST is low, there is no data ~~outputted~~ selected by multiplexers 510-512.

when S-DATEST is low, these multiplexers select RD<0:7> (an 8-bit data packets ^{from} read the core cell region 100).

Therefore, during a DA mode test, DQB1, DQB2, and DQB3 have no test output.

Each of the comparators 501-508 may be similarly constructed as described with respect to L467816763 the exemplary embodiment of the comparator 501, as shown in Fig 6

clock signal TestClkR, a second shift register (301-2 - 304-2) for even number data for shifting odd data of 8-bits data New RD<0:7> being inputted via the multiplexers 509-512 in a descending edge of a clock signal TestClkR. (e.g. 501)

Fig 6 shows an example of respective comparators 301-304 in a memory device according to the present invention, is explained with reference to a comparator 301. In this exemplary construct,

Referring to Fig 6, the read data comparing part 500 of the present invention comprises a number of comparators 501-508 for

storing 8-bits data WD<0:7> in the core cell region 100, and then reading 8-bits data RD<0:7> immediately and comparing them

Each of the by 4-bits, respective comparators 501-508 compare upper 4-bits data WD<0:3> of written 8-bits data WD<0:7> with upper 4-bits data RD<0:3> of read 8-bits data RD<0:7> or lower 4-bits data WD<4:7> of written 8-bits data WD<0:7> with lower 4-bits data RD<4:7> of read 8-bits data RD<0:7>.

This comparator 501 includes a number of comparing means 521-524 for comparing 4-bits data WD<0:3> written or WD<4:7> of the write data WD<0:7> with 4-bits data RD<0:3> read or RD<4:7> of the read data RD<0:7> by 1-bit respectively,

a generating means 525 for receiving an output signal of the numbers of comparing means 521-524 and generating 1-bit compressed data with an information about whether a fail is occurred.

Each of the The comparing means 521-524 comprise a first NAND GATE 526 for receiving a corresponding 1-bit signal of the 4-bits data WD<0:3>

written and a control signal (S_DATEST) being inputted as an enable signal EN, a second NAND GATE 527 for receiving a corresponding 1-bit signal of the 4-bits data RD<0:3> read and

a control signal (S_DATEST) being inputted as an enable signal EN, a first NMOS Transistor 528 having a gate receiving an output

of the second NAND GATE 527 and a drain receiving an output of the first NAND GATE 526, a second NMOS Transistor 529 having

a gate receiving an output of the first NAND GATE 526 and a drain receiving an output of the second NAND GATE 527, a first and

a second PMOS Transistor 530, 531 having gates receiving output

signals of the first and the second NAND GATE 526, 527, being respectively

the second NMOS transistors 528 and 529 and having their gates

Connected in serially between a power voltage Vcc and the sources of the first and

(A) Each of the comparators 502-508 compares a 4-bit stored data with a 4-bit read data. The 4-bit stored data can be either $WD<0:3>$ or $WD<4:7>$. The 4-bit read data can be either $RD<0:3>$ or $RD<4:7>$.

connected between a power voltage Vcc and sources of the first and the second NMOS Transistor 528, 529 in series, a third NAND GATE 532 for receiving the output signals of the first and the second NAND GATE 526, 527, a third PMOS Transistor 533 having a gate receiving an output of the third NAND GATE 532 and a source receiving a power voltage, a drain connected between sources of the first and the second NMOS Transistor 528, 529 and drains of the first and the second PMOS Transistor 530, 531.

Each of the comparing means 521-524 generate a first comparing signal ^{output} OUT1 to a fourth comparing signal ^{at the} OUT4 via the sources of the first and the second NMOS Transistor 528, 529 and the drains of the first to the third PMOS Transistor 530, 531, 533. The generating means 525 receives the ^{se four comparing signals} first to the fourth comparing signal OUT1-OUT4 and generates a 1-bit compressed data ^{are has occurred.} ERROR<0> having an information about whether a fail is.

Hereinafter, an operation of each comparator of the present invention having a composition as described above will be explained.

In a case that 1-bit read data ^{RD<0>} and 1-bit written data ^{WD<0>} inputted to each comparator are same, for example, In a case that they both being as '0', all the outputs of the first and the second NAND GATE 526, 527 become a high state, ^{which turning on} the first and the second NMOS Transistor 528, 529 are turned on, ^{The} an output of a NAND GATE 532 receiving the outputs of the first and the second NMOS Transistor 528, 529 becomes a low state and a PMOS Transistor 533 is turned on. Therefore, all the comparing means 521-524 output comparing signals OUT1-OUT4 in a high state, ^{as input} compressed data error<0> ^{thereby turning on the} in a low state via a NAND GATE 525 of the generating means respectively. ^{is low. Similar operation}

On one hand, in the case that 1-bit read data ^{RD<0>} and 1-bit written data ^{WD<0>} inputted to each comparator are same as '1', as a control signal (S_DATEST) which is an enable signal EN is in a high state when it is a DA mode test, all the outputs of the first and the second NAND GATE 526, 527 become a high state, ^{are} the first and the second NMOS Transistor 528, 529 are turned off according

given when the control signal (S-DATEST) is high (enabled during a DA mode test)

In this case, specifically the comparing means 521 generates a first comparing signal OUT1; the comparing means 522 generates a second comparing signal OUT2; the comparing means 523 generates a third comparing signal OUT3; the comparing means 524 generates a fourth comparing signal OUT4.

The exemplary embodiment described in FIG 4 includes 4 blocks of comparators (i.e., 500 and 502, 503 and 504, 505 and 506 and 507 and 508). Each of the comparators in a single block

L 467 816763

when all 4 bits in RD<3> have the same value as the 4 bits in WD<0> 3 7 2.

to this, PMOS Transistors 530, 531 are turned on. Accordingly, the first to the fourth comparing signal OUT1-OUT4 being outputted from the comparing means 521-524 of each comparator are all a high state and output compressed data error<0:7> in

5 a low state via a NAND GATE of the generating means 525.

Next, in the case that 1-bit read data and 1-bit written data, e.g. WD<0> are different from each other, for example, in the case that the written data WD are in a high state and the read data RD are

in a low state, the first NMOS Transistor 528 is turned off and

10 the second NMOS Transistor 529 is turned on, on the contrary,

in the case that the written data WD are in a low state and the 1-bit read data RD are in a high state, the first NMOS Transistor 528

is turned on and the second NMOS Transistor 529 is turned off,

thereby the third PMOS Transistor 533 is turned off, the first

when 528, 529 have different states (one is on one is off)

15 PMOS Transistor 530 and the second PMOS Transistor 531 being not turned on. In this case, OUT1 is low.

Accordingly, the comparing means 521-524 of each comparator

generate comparing signals, OUT1-OUT4 in a low state

respectively, output 1-bit compressed data error<0:7> by that

20 an output of a NAND GATE of the generating means 525 receiving these becomes a high state.

As described above, the comparing means 521-524 of each

comparator compare the written 1-bit data with the read 1-bit

data, perform a logic operation, such as an Exclusive NOR GATE,

25 that generates a high state signal in the case that two inputs are same, a low state signal in the case that two inputs are

different from each other. Then, the corresponding NAND GATE (similar

to 525) in each comparator will generate

The present invention compares upper or lower 4-bits data of

a 8-bits data written in the core cell region 100 with upper or

30 lower 4 bits data of 8-bits data read from the core cell region

100 via the read data comparing part 500 and generates a 1-bit

compressed data error<0:7> error, having an information about

whether a fail is respectively. The 8-bits error data error<0:7>

indicates the error status of a 4-bit data. Hence the error<0:7>

35 is compressed by 1-bit are outputted via a DOB0 pad,

compared with the original data and can be outputted

to a single output pad such as the

Similar operational scheme applies to other comparators 502-508.

That is, each comparator has four comparing means (similar to 521-524)

and each of the

at the memory location where the corresponding 4-bits in error are stored

Corresponding written bit.

in a comparison
block

That is

is a particular bit in the

At this time, in the case that 1-bit compressed data error $\langle 0 \rangle$ error $\langle 7 \rangle$ are in a low state, it is decided that a fail isn't generated in a core cell region of 4-bits corresponding to respective 1-bit compressed data. If 1-bit compressed data

0:7

the underlying tested data are stored in read to that

error $\langle 0 \rangle$ - error $\langle 7 \rangle$ are in a high state, it is decided that a fail is generated in a core cell region of 4-bits corresponding to respective 1-bit compressed data.

For example, in the case that error $\langle 0 \rangle$ is in a high state, it is decided that a fail is generated in a core cell region 100

corresponding to an address that 4-bits data corresponding to error $\langle 0 \rangle$ of the core cell region 100 are read. In the case that

error $\langle 7 \rangle$ is in a high state, it is decided that a fail is generated in the core cell region 100 corresponding to an

address that 4-bits data corresponding to error $\langle 7 \rangle$ of the core cell region 100 are read. Therefore, as this invention, writes the present

when each 8-bits data in a core cell region 100 corresponding to a predetermined address, and then reads 8-bits data from the

region corresponding to the address of the core cell region 100, and compares them respectively by a unit of 4-bits and generates

1-bit compressed data with a fail information, one can know exactly where of a memory cell region a fail is generated.

Although the read data comparing part according to an embodiment of this invention isn't drawn, as it stores 8-bits data RD $\langle 0:7 \rangle$ written in a core cell region 100, compares them with 8-bits

data RD $\langle 0:7 \rangle$ read from the core cell region 100 later.

As explained in detail above, as a method for compressing data of this invention compares whether 8-bits written data and 8

bits read data are same in a unit of upper 4-bits or lower 4-bits and compresses and generates them as 1-bit data with a fail

information, it is possible to test a large amount of devices, there is an advantage that a test time can be reduced as well

as a unit cost of test can be saved. Also, there is an advantage that a repair is easy by judging exactly where of a core cell

region a fail is generated by using compressed data.

And the present invention can be realized variously in a

the repair of the fault memory is made easier.

Although

is illustrated in exemplary embodiments, it should be appreciated by skilled in the art that the present invention can be implemented realized by variety of implementations without departing from the invention.

~~changed form within the scope that doesn't depart from the point
of this invention.~~